# ECB 2182 ELECTRONICS AND MICROPROCESSORS LAB MANUAL 

BY<br>S.SADHISH PRABHU,AP/ECE

DEPARTMENT OF ELECTRONICS \& COMMUNICATION ENGINEERING

## EC\%2 $8 \square$ ELECTRONICS AND MICROPROCESSORS LAB LT P C 

## LIST OF EXPERIMENTS

## ELECTRONICS (; 3(5,0 (176 15

1. VI Characteristics of PN Junction Diode
2. VI Characteristics of Zener Diode
3. Characteristics of CE Transistor
4. Characteristics of JFET
5. Characteristics of Uni Junction Transistor

DIGITAL EXPERIMENTS (12)
6. Study of Logic Gates (Basic Gates)
7. Half Adder and Full Adder
8. Shift Registers
9. 3 bit binary ripple counters

MICROPROCESSOR 18

1. 8 bit Addition, Subtraction
2. 16 bit addition and subtraction.
3. Multiplication and Division
4. Maximum and Minimum of block of data
5. Sorting and block transfer.
6. Stepper Motor Interfacing

## ELECTRONICS

## EXPT. NO. : 1 PN JUNCTION DIODE CHARACTERISTICS DATE :

AIM :
i. To study the characteristics of PN junction diode under forward bias and reverse bias condition.
ii. To plot the V-I characteristics of PN Junction diode.
iii. To find the static and dynamic resistance under forward bias and reverse bias condition

## APPARATUS / COMPONENTS REQUIRED:

| Sl.No. | Apparatus | Range | Quantity |
| :---: | :--- | :--- | :--- |
| 1. | Regulated Power Supply | $(0-30) \mathrm{V}$ | 1 |
| 2. | Ammeter | $(0-30) \mathrm{mA},(0-250) \mu \mathrm{A}$ | 1,1 |
| 3. | Voltmeter | $(0-30) \mathrm{V},(0-1) \mathrm{V}$ | 1,1 |
| 4. | Diode | IN 4001 | 1 |
| 5. | Resistors | $1 \mathrm{k} \Omega, 10 \mathrm{~K} \Omega$ | 1,1 |
| 6. | Bread Board |  |  |
| 7. | Connecting wires |  |  |

## THEORY:

The most important property of a junction diode is its ability to pass an electric current in one direction only. When the p-type region of the p-n junction is connected to the positive terminal of the battery, current will flow. The diode is said to be under forward bias. However, when the battery terminals are reversed, the p-n junction almost completely blocks the current flow. This is called reverse bias. If the diode is not connected at all, it is said to be opencircuited and of course no current can flow through the diode. The application of a forward bias voltage to a junction diode reduces the barrier potential. The majority carrier diffuses across the junction. This causes the current to flow across the diode. In reverse biased condition the barrier potential increases so that almost no current flows through the diode. However, a very small reverse current does flow. This reverse saturation current depends only on the thermal
generation of holes and electrons near the junction, not on the height of the potential barrier. In practice, this reverse saturation current is quite small but it increases with increasing temperature. However, all diodes have a maximum reverse voltage (usually 50 V or more) and if this is exceeded the diode will fail and pass a large current in the reverse direction, this is called breakdown.

For IN 4001 the Maximum reverse voltage and maximum reverse current are 50 V and 1 A respectively.

## EXPERIMENT PROCEDURE:

## Forward Bias Characteristics

1. Connect the circuit as per the circuit diagram
2. Vary the power supply in such a way that the reading are taken in steps of 0.1 v
3. Note the corresponding ammeter reading.
4. Plot the graph V against I.
5. From the plot find the static resistance and dynamic resistance

Static resistance $\mathrm{r}_{\mathrm{s}}=\mathrm{V} / \mathrm{I}$
Dynamic resistance $\mathrm{r}_{\mathrm{d}}=\Delta \mathrm{v} / \Delta \mathrm{I}$

## Reverse Bias Characteristics

1. Connect the circuit as per the circuit diagram
2. Vary the power supply in steps of 1 V till the voltmeter reads 20 v
3. Note the corresponding ammeter reading.
4. Plot the graph V against I.
5. From the plot find the static resistance and dynamic resistance

Static resistance $\mathrm{r}_{\mathrm{s}}=\mathrm{V} / \mathrm{I}$
Dynamic resistance $r_{d}=\Delta v / \Delta I$

## CIRCUIT DIAGRAM:

## Forward Bias



## Reverse Bias



SYMBOL


## TABULAR COLUMN:

| Sl.No. | Forward Bias |  | Reverse Bias |  |
| :--- | :--- | :--- | :--- | :--- |
|  | Forward <br> Voltage ( $\left.\mathbf{V}_{f}\right)$ <br> $($ volt $)$ | Forward Current <br> $\left(\mathbf{I}_{\mathbf{f}}\right)$ <br> $(\mathbf{m A})$ | Reverse <br> voltage( $\left.\mathbf{V}_{\mathbf{r}}\right)$ <br> $($ volt $)$ | Reverse <br> Current( $\left.\mathbf{I}_{\mathbf{r}}\right)$ <br> $(\mu \mathrm{A})$ |
|  |  |  |  |  |
|  |  |  |  |  |

## RESULT:

Thus the forward and reverse characteristics of PN junction diode was plotted and their corresponding static and dynamic resistance was found

## Forward Bias

Static resistance $\mathrm{r}_{\mathrm{s}}=----------------$
Dynamic resistance $\mathrm{r}_{\mathrm{d}}=-$------------------

## Reverse Bias

Static resistance $\mathrm{r}_{\mathrm{s}}=$-------------------
Dynamic resistance $\mathrm{r}_{\mathrm{d}}=$

Mark spilt up:

| Preparation <br> (25) | Execution <br> $(20)$ | Lab <br> Performance(10) | Viva <br> (20) | Total <br> (75) |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |

## EXPT. NO. : 2 ZENER DIODE CHARACTERISTICS DATE :

AIM :
i. To study the characteristics of Zener diode under forward bias and reverse bias condition.
ii. To plot the V-I characteristics of Zener diode.
iii. To find the static and dynamic resistance under forward bias and reverse bias condition

## APPARATUS / COMPONENTS REQUIRED:

| Sl.No. | Apparatus | Range | Quantity |
| :---: | :--- | :--- | :--- |
| 1. | Regulated Power Supply | $(0-30) \mathrm{V}$ | 1 |
| 2. | Ammeter | $(0-30) \mathrm{mA}$ | 1,1 |
| 3. | Voltmeter | $(0-30) \mathrm{V},(0-1) \mathrm{V}$ | 1,1 |
| 4. | Diode | FZ 5.6 v | 1 |
| 5. | Resistors | $1 \mathrm{k} \Omega, 10 \mathrm{~K} \Omega$ | 1,1 |
| 6. | Bread Board |  |  |
| 7. | Connecting Wires |  |  |

## THEORY:

Zener diode is a special diode with increased amounts of doping. This is to compensate for the damage that occurs in the case of a pn junction diode when the reverse bias exceeds the breakdown voltage and thereby current increases at a rapid rate. The forward characteristic of the Zener diode is same as that of a $p n$ junction diode i.e. as the applied potential increases the current increases exponentially. As the reverse bias increases the current increases rapidly in a direction opposite to that of the positive voltage region. Thus under reverse bias condition breakdown occurs. It occurs because there is a strong electric filed in the region of the junction that can disrupt the bonding forces within the atom and generate carriers. The breakdown voltage depends upon the amount of doping. For a heavily doped diode depletion layer will be thin and breakdown occurs at low reverse voltage and the breakdown voltage is sharp. Whereas lightly doped diode has a higher breakdown voltage. The maximum reverse bias potential that
can be applied before entering the Zener region is called the Peak Inverse Voltage referred to as PIV rating or the Peak Reverse Voltage Rating (PRV rating).For FZ5.6v Zener diode the break down occurs at 5.6 V

## EXPERIMENT PROCEDURE:

## Forward Bias

1. Connect the circuit as per the circuit diagram
2. Vary the power supply in such a way that the reading are taken in steps of 0.1 v
3. Note the corresponding ammeter reading.
4. Plot the graph V against I.
5. From the plot find the static resistance and dynamic resistance

Static resistance $\mathrm{r}_{\mathrm{s}}=\mathrm{V} / \mathrm{I}$
Dynamic resistance $\mathrm{r}_{\mathrm{d}}=\Delta \mathrm{v} / \Delta \mathrm{I}$

## Reverse Bias

1. Connect the circuit as per the circuit diagram
2. Vary the power supply in steps of 1 V till the voltmeter reads 20 v
3. Note the corresponding ammeter reading.
4. Plot the graph V against I.
5. From the plot find the static resistance and dynamic resistance

Static resistance $\mathrm{r}_{\mathrm{s}}=\mathrm{V} / \mathrm{I}$
Dynamic resistance $\mathrm{r}_{\mathrm{d}}=\Delta \mathrm{v} / \Delta \mathrm{I}$

## CIRCUIT DIAGRAM:

## Forward Bias



## Reverse Bias



## SYMBOL



MODEL GRAPH


TABULAR COLUMN:

| SI.No. | Forward Bias |  | Reverse Bias |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Forward <br> Voltage ( $\mathbf{V}_{\mathrm{f}}$ ) <br> (volt) | Forward <br> Current ( $\mathbf{I}_{\mathrm{f}}$ ) <br> (mA) | Reverse voltage( $V_{r}$ ) (volt) | Reverse <br> Current ( $\mathrm{I}_{\mathrm{r}}$ ) <br> $(\mu \mathrm{A})$ |
|  |  |  |  |  |

## RESULT:

Thus the forward and reverse characteristics of PN junction diode was plotted and their corresponding static and dynamic resistance was found

## Forward Bias

Static resistance $\mathrm{r}_{\mathrm{s}}=-----------------$
Dynamic resistance $\mathrm{r}_{\mathrm{d}}=-$------------------

## Reverse Bias

Static resistance $\mathrm{r}_{\mathrm{s}}=-----------------$
Dynamic resistance $\mathrm{r}_{\mathrm{d}}=$

## Mark spilt up:

| Preparation <br> $(25)$ | Execution <br> $(20)$ | Lab <br> Performance(10) | Viva <br> $(20)$ | Total <br> $(\mathbf{7 5 )}$ |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |

## EXPT. NO. : 3 INPUT AND OUTPUT CHARACTERISTICS OF BJT IN CE CONFIGURATION

## DATE :

AIM:
i. To plot the input and output characteristics of BJT in CE configuration
ii. To determine the h - parameter experimentally

## APPARATUS / COMPONENTS REQUIRED :

| Sl.No. | Apparatus | Range | Quantity |
| :---: | :--- | :--- | :--- |
| 1. | Regulated Power Supply | $(0-30) \mathrm{V}$ | 1 |
| 2. | Voltmeter | $(0-1) \mathrm{V},(0-30) \mathrm{V}$ | 1,1 |
| 3. | Ammeter | $(0-500) \mu \mathrm{A},(0-30) \mathrm{mA}$ | 1,1 |
| 4. | BJT | $\mathrm{BC} 107 / \mathrm{BC} 147$ | 1 |
| 5. | Resistors | $1 \mathrm{~K} \Omega$ | 2 |
| 6. | Bread Board |  |  |
| 7. | Connecting Wires |  |  |

## THEORY:

A transistor is a three terminal device. It can be considered as the combination of two diodes. In a transistor there are 3 regions: 1.emitter 2.base 3.Collector. In an npn transistor the emitter and collector are $n$ types, and base is p type. In any transistor emitter is heavily doped, base is lightly doped and collector is moderately doped. For the proper working of transistor the emitter base junction should be forward biased and collector base junction should be reverse biased.

In a common emitter configuration, emitter is common to both input and output. the common emitter current gain $\beta$ can be calculated as a ratio between collector current and base current at a p articular value of output voltage (collector emitter voltage). The input
characteristics are a plot between the base current and base emitter voltage. The dynamic input resistance can be calculated by taking the slope of the input characteristics by keeping the output voltage constant. The output characteristic is a plot between collector current and collector emitter voltage by keeping the input current constant.

## EXPERIMENT PROCEDURE:

## Input characteristics

1. Connect the circuit as per the circuit diagram
2. Set $\mathrm{V}_{\mathrm{CE}}$ at 0 V , vary $\mathrm{V}_{\mathrm{BE}}$ in steps of 0.1 V and note down the corresponding base current $\mathrm{I}_{\mathrm{B}}$ value
3. Plot the graph between $\mathrm{V}_{\mathrm{BE}}$ and $\mathrm{I}_{\mathrm{E}}$
4. Repeat the above procedure for $\mathrm{V}_{\mathrm{CE}}=5 \mathrm{~V}$
5. From the characteristics curve, the h-parameters is given by
hie $=\Delta \mathrm{V}_{\mathrm{BE}} / \Delta \mathrm{I}_{\mathrm{B}} \Omega \mid \mathrm{V}_{\mathrm{CE}}$ is constant
hre $=\Delta \mathrm{V}_{\mathrm{BE}} / \Delta \mathrm{V}_{\mathrm{CE}} \mid \mathrm{I}_{\mathrm{B}}$ is constant (no unit)

## Output characteristics

1. Set $\mathrm{I}_{\mathrm{B}}$ at $20 \mu \mathrm{~A}$ by suitable voltage at the base terminal.
2. Vary $\mathrm{V}_{\mathrm{CE}}$ in steps of 1 V and note down the corresponding collector current $\mathrm{I}_{\mathrm{C}}$ value
3. Plot the graph between $\mathrm{V}_{\mathrm{CE}}$ and $\mathrm{I}_{\mathrm{C}}$
4. Repeat the procedure for $\mathrm{I}_{\mathrm{B}}=40 \mu \mathrm{~A}$ and $\mathrm{I}_{\mathrm{B}}=60 \mu \mathrm{~A}$
5. From the characteristics curve, the h-parameters is given by hoe $=\Delta \mathrm{I}_{\mathrm{C}} / \Delta \mathrm{V}_{\mathrm{CE}}$ mho $\mid \mathrm{I}_{\mathrm{B}}$ is constant $\mathrm{hfe}=\Delta \mathrm{I}_{\mathrm{C}} / \Delta \mathrm{I}_{\mathrm{B}} \mid \mathrm{V}_{\mathrm{CE}}$ is constant(no unit)

## CIRCUIT DIAGRAM:




## BASE DIAGRAM



## MODEL GRAPH

Input Characteristics


## TABULAR COLUMN:

Input Characteristics


Output Characteristics


## RESULT :

Thus the input and output characteristics of BJT in CE configuration was studied and hparameters were found

```
hie = ------------------------
hoe = ---------------------------
hre =
hfe = ---------------------------
```


## Mark spilt up:

| Preparation <br> $(25)$ | Execution <br> $(20)$ | Lab <br> Performance(10) | Viva <br> $\mathbf{( 2 0 )}$ | Total <br> (75) |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |

## AIM:

i. To plot the drain and transfer characteristics of JFET
ii. To find the drain resistance transconductance and amplification factor.

## APPARATUS / COMPONENTS REQUIRED:

| Sl.No. | Apparatus | Range | Quantity |
| :---: | :--- | :--- | :--- |
| 1. | Regulated Power Supply | $(0-30) \mathrm{V}$ | 1 |
| 2. | Voltmeter | $(0-30) \mathrm{V}$ | 2 |
| 3. | Ammeter | $(0-30) \mathrm{mA}$ | 1 |
| 4. | FET | BFW 10 | 1 |
| 5. | Resistors | $68 \mathrm{~K} \Omega, 1 \mathrm{~K} \Omega$ | 1,1 |
| 6. | Bread Board |  |  |
| 7. | Connecting Wires |  |  |

## THEORY:

The Junction Field-Effect Transistor (JFET) is a device providing a controlled transport of majority carriers through a semiconductor. The FET is a device in which flow of current through the conducting region is controlled by an electric field. Hence the name Field Effect Transistor. As current conduction is only majority carriers FET is said to be uni-polar device. It is a three terminal device namely source drain and the control terminal gate.

The plot of $I_{D}$ versus $V_{D S}$ for different values of gate source voltage $V_{G S}$ is called Drain characteristics. Consider first $\mathrm{V}_{G S}=0 \mathrm{~V}$ for small values of $\mathrm{V}_{D S}$, the drain current $\mathrm{I}_{D}$ increases linearly called ohmic region. For larger values, the increase of $I_{D}$ is nonlinear until pinch-off voltage ( Vp ) occurs After pinch-off, $\mathrm{I}_{D}$ cannot increase further, and stays constant at the value
$I_{D S S}$ called saturation region. Now decrease $v_{G S}$ to a negative value. Then pinch-off occurs at a lower value of $\mathrm{V}_{D S}$.If $\mathrm{V}_{G S}$ is reduced to the negative value $V_{p}$, then $\mathrm{I}_{D}=0$ and current flow is cutoff. The plot of $I_{D}$ versus $V_{G S}$ is called transfer characteristics. The slope of $\mathrm{I}_{\mathrm{D}}-\mathrm{V}_{\mathrm{GS}}$ will give the important parameter transconductance $g_{m}$. of FET.

## EXPERIMENT PROCEDURE:

## Drain Characteristics

1. Connect the circuit as per the circuit diagram.
2. Set gate source voltage $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}$.Vary the drain source voltage $\mathrm{V}_{\mathrm{DS}}$ in steps of 1 V and note down the corresponding drain current $\mathrm{I}_{\mathrm{D}}$
3. Repeat the above procedure for $\mathrm{V}_{\mathrm{GS}}=-1 \mathrm{~V}$ and -2 V
4. Plot the graph for $\mathrm{V}_{\mathrm{DS}}$ versus $\mathrm{I}_{\mathrm{D}}$ for different constant values of $\mathrm{V}_{\mathrm{GS}}$
5. Find the drain resistance $r_{d}=\Delta V_{D S} / \Delta I_{D}$

## Transfer Characteristics

1. Set the drain source voltage $\mathrm{V}_{\mathrm{DS}}=+5 \mathrm{~V}$ and vary the gate source voltage $\mathrm{V}_{\mathrm{GS}}$ in steps of 1 V and note corresponding drain current $\mathrm{I}_{\mathrm{D}}$
2. Repeat the above procedure for $\mathrm{V}_{\mathrm{DS}}=10 \mathrm{~V}$ and 15 V
3. Plot the graph for $\mathrm{V}_{G S}$ versus $\mathrm{I}_{\mathrm{D}}$ for different constant values of $\mathrm{V}_{\mathrm{DS}}$
4. Find the transconductance $g_{m}=\Delta I_{D} / \Delta V_{G S}$
5. find the amplification factor $\mu=g_{m} \times r_{d}$.

## CIRCUIT DIAGRAM:



SYMBOL


## MODEL GRAPH

Drain Characteristics


## Transfer Characteristics



TABULAR COLUMN:

## Drain Characteristics

| $\begin{gathered} \mathrm{V}_{\mathrm{DS}} \\ (\text { volt }) \end{gathered}$ | $\mathrm{I}_{\mathrm{D}}(\mathrm{mA})$ |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{GS}}=-1 \mathrm{~V}$ | $V_{G S}=-2 \mathrm{~V}$ |
|  |  |  |  |

Transfer Characteristics


## RESULT:

Thus the Drain and Transfer characteristics of FET was studied and the parameters drain resistance, transconductane and amplification factor were found

Drain resistance $\mathrm{r}_{\mathrm{d}}=-------------------\quad$ Transconductance $\mathrm{g}_{\mathrm{m}}=------------------------$
Amplification factor $\mu=--------------------$

## Mark spilt up:

| Preparation <br> (25) | Execution <br> (20) | Lab <br> Performance(10) | Viva <br> (20) | Total <br> (75) |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |

## EXPT. NO.: 5 <br> UJT CHARACTERISTICS <br> DATE :

AIM:
i. To plot the V-I characteristics of UJT
ii. To determine the intrinsic stand off ratio $\eta$ of the UJT

## APPARATUS / COMPONENTS REQUIRED:

| Sl.No. | Apparatus | Range | Quantity |
| :---: | :--- | :--- | :--- |
| 1. | Regulated Power Supply | $(0-30) \mathrm{V}$ | 1 |
| 2. | Voltmeter | $(0-30) \mathrm{V}$ | 2 |
| 3. | Ammeter | $(0-30) \mathrm{mA}$ | 1 |
| 4. | UJT | 2 N 2646 | 1 |
| 5. | Resistors | $1 \mathrm{~K} \Omega$ | 1 |
| 6. | Bread Board |  |  |
| 7. | Connecting Wires |  |  |

## THEORY:

UJT is a device which does not belong to thyristor family but it is used to turn ON SCRs. UJT means Uni (having one PN junction) and three terminals like transistors The three terminals are Base1, Base2 and emitter.

A p-type material which is heavily doped is used to form PN junction at the boundary of the aluminum rod and n-type silicon slab which is lightly doped. The emitter (E) is taken out from this p-type material. The equivalent circuit consist of a diode(PN junction) with interbase resistance between B 2 and B 1 of silicon bar .The internal resistance of the two bases are represented as $R_{B 1}$ and $R_{B 2}$. In the actual construction the terminal $E$ is closer to $B_{2}$ as compares to $B_{1}$. Hence the resistance $R_{B 1}$ is more than the resistance $R_{B 2}$ The total resistance is $\mathrm{R}_{\mathrm{BB}}=\mathrm{R}_{\mathrm{B} 1}+\mathrm{R}_{\mathrm{B} 2}$.

The UJT characteristics consist of three regions

- Cut-off region: Leakage current flows from base $2\left(B_{2}\right)$ to emitter ( E ) when $\mathrm{V}_{\mathrm{E}}$ increases from zero.
- Negative resistance region: after peak point $\mathrm{V}_{\mathrm{p}}$ there is increase in current with decrease in voltage.
- Saturation region: after Valley point $\mathrm{V}_{\mathrm{v}}$ the device will drive into saturation.

Since the UJT has current controlled negative resistance characteristics it is used in applications like sawtooth wave generator, pulse generator etc.

## PROCEDURE:

1. Connect the circuit as per the circuit diagram.
2. Set $\mathrm{VBB}=5 \mathrm{~V}$, Vary $\mathrm{V}_{\mathrm{EE}}$ from 0 V slowly in steps of of 1 V and note down the corresponding values of $\mathrm{V}_{\mathrm{EB}}$ and $\mathrm{I}_{\mathrm{E}}$
3. Increase the voltage to get the Valley point.
4. Plot the graph of $\mathrm{I}_{\mathrm{E}}$ versus $\mathrm{V}_{\mathrm{E}}$
5. Determine the intrinsic stand off ratio

$$
\eta=V_{P}-V_{v} / V_{B B}
$$

## CIRCUIT DIAGRAM:



SYMBOL


MODEL GRAPH


TABULAR COLUMN:

| $\mathbf{V}_{\text {BB }}$ <br> (volt) | $\mathbf{I}_{\mathrm{E}}$ <br> $(\mathrm{mA})$ | $\mathbf{V}_{\text {EB }}$ <br> (volt) |
| :---: | :---: | :---: |
| 5 |  |  |
| 10 |  |  |
| 15 |  |  |
|  |  |  |

## RESULT:

Thus the characteristics of given UJT is found and the intrinsic stand off ratio is determined

```
\eta= ---------------------------
```

Mark spilt up:

| Preparation <br> (25) | Execution <br> (20) | Lab <br> Performance(10) | Viva <br> (20) | Total <br> (75) |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |

EXPT. NO. : 6
STUDY OF LOGIC GATES
DATE :

AIM:
To study about logic gates and verify their truth tables.

## APPARATUS REQUIRED:

| SL No. | COMPONENT | SPECIFICATION | QTY |
| :---: | :--- | :---: | :---: |
| 1. | AND GATE | IC 7408 | 1 |
| 2. | OR GATE | IC 7432 | 1 |
| 3. | NOT GATE | IC 7404 | 1 |
| 4. | NAND GATE 2 I/P | IC 7400 | 1 |
| 5. | NOR GATE | IC 7402 | 1 |
| 6. | X-OR GATE | IC 7486 | 1 |
| 7. | NAND GATE 3 I/P | IC 7410 | 1 |
| 8. | IC TRAINER KIT | - | 1 |
| 9. | PATCH CORD | - | 14 |

## THEORY:

Circuit that takes the logical decision and the process are called logic gates. Each gate has one or more input and only one output.

OR, AND and NOT are basic gates. NAND, NOR and X-OR are known as universal gates. Basic gates form these gates.

## AND GATE:

The AND gate performs a logical multiplication commonly known as AND function. The output is high when both the inputs are high. The output is low level when any one of the inputs is low.

OR GATE:
The OR gate performs a logical addition commonly known as OR function. The output is high when any one of the inputs is high. The output is low level when both the inputs are low.

## NOT GATE:

The NOT gate is called an inverter. The output is high when the input is low. The output is low when the input is high.

## NAND GATE:

The NAND gate is a contraction of AND-NOT. The output is high when both inputs are low and any one of the input is low. The output is low level when both inputs are high.

## NOR GATE:

The NOR gate is a contraction of OR-NOT. The output is high when both inputs are low. The output is low when one or both inputs are high.

## X-OR GATE:

The output is high when any one of the inputs is high. The output is low when both the inputs are low and both the inputs are high.

## PROCEDURE:

(i) Connections are given as per circuit diagram.
(ii) Logical inputs are given as per circuit diagram.
(iii) Observe the output and verify the truth table.

## AND GATE:

## SYMBOL:

PIN DIAGRAM:


## OR GATE:

SYMBOL:


TRUTH TABLE

| $A$ | $B$ | $A+B$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

## NOT GATE:

SYMBOL:


TRUTH TABLE :

| $\mathbf{A}$ | $\overline{\mathbf{A}}$ |
| :---: | :---: |
| $\mathbf{0}$ | 1 |
| 1 | 0 |

PIN DIAGRAM :


PIN DIAGRAM:


## X-OR GATE :

## SYMBOL:



## TRUTH TABLE :

| $\mathbf{A}$ | $\mathbf{B}$ | $\overline{\mathbf{A B}}+\mathbf{A} \overline{\mathbf{B}}$ |
| :---: | :---: | :---: |
| $\mathbf{0}$ | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

PIN DIAGRAM :


2-INPUT NAND GATE:
SYMBOL:
$A-\underbrace{A-}_{7400}-Y=\overline{A \cdot B}$

TRUTH TABLE

| $A$ | $B$ | $\overline{A \cdot B}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |



## 3-INPUT NAND GATE :

SYMBOL:


TRUTH TABLE

| A | B | C | $\overline{\text { A.B.C }}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |

## NOR GATE:

SYMBOL:


## TRUTH TABLE

| $A$ | $B$ | $\overline{A+B}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

## PIN DIAGRAM:



PIN DIAGRAM:


## RESULT:

Thus the logic gates were studied and their truth table were verified Mark spilt up:

| Preparation <br> (25) | Execution <br> (20) | Lab <br> Performance(10) | Viva <br> (20) | Total <br> (75) |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |

## EXPT. NO. : 7 DESIGN OF HALF AND FULL ADDER DATE :

AIM:
To design and construct a half \& full adder and verify the truth table using logic gates.

## APPARATUS REQUIRED:

| Sl.No. | COMPONENT | SPECIFICATION | QTY. |
| :---: | :--- | :---: | :---: |
| 1. | AND GATE | IC 7408 | 1 |
| 2. | X-OR GATE | IC 7486 | 1 |
| 3. | OR GATE | IC 7432 | 1 |
| 4. | IC TRAINER KIT | - | 1 |
| 3. | PATCH CORDS | - | 23 |

## THEORY:

## HALF ADDER:

A half adder has two inputs for the two bits to be added and two outputs one from the sum ' $S$ ' and other from the carry ' $c$ ' into the higher adder position. Above circuit is called as a carry signal from the addition of the less significant bits sum from the X-OR Gate the carry out from the AND gate.
FULL ADDER:
A full adder is a combinational circuit that forms the arithmetic sum of input; it consists of three inputs and two outputs. A full adder is useful to add three bits at a time but a half adder cannot do so. In full adder sum output will be taken from X-OR Gate, carry output will be taken from OR Gate.


## TRUTH TABLE:

| $\mathbf{A}$ | B | CARRY | SUM |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |

K-Map for SUM:
K-Map for CARRY:


## LOGIC DIAGRAM:

FULL ADDER
FULL ADDER USING TWO HALF ADDER


## TRUTH TABLE:

| A | B | C | CARRY | SUM |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

K-Map for SUM:


K-Map for CARRY:


## PROCEDURE:

(i) Connections are given as per circuit diagram.
(ii) Logical inputs are given as per circuit diagram.
(iii) Observe the output and verify the truth table.

## RESULT:

Thus the half and full adder were designed and verified.

## Mark spilt up:

| Preparation <br> $(25)$ | Execution <br> $(20)$ | Lab <br> Performance(10) | Viva <br> (20) | Total <br> (75) |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |

## EXPT. NO. : 8 DESIGN AND IMPLEMENTATION OF SHIFT REGISTER DATE :

## AIM:

To design and implement
(i) Serial in serial out
(ii) Parallel in parallel out

## APPARATUS REQUIRED:

| Sl.No. | COMPONENT | SPECIFICATION | QTY. |
| :---: | :--- | :---: | :---: |
| 1. | D FLIP FLOP | IC 7474 | 2 |
| 2. | OR GATE | IC 7432 | 1 |
| 3. | IC TRAINER KIT | - | 1 |
| 4. | PATCH CORDS | - | 35 |

## THEORY:

A register is capable of shifting its binary information in one or both directions is known as shift register. The logical configuration of shift register consist of a D-Flip flop cascaded with output of one flip flop connected to input of next flip flop. All flip flops receive common clock pulses which causes the shift in the output of the flip flop. The simplest possible shift register is one that uses only flip flop. The output of a given flip flop is connected to the input of next flip flop of the register. Each clock pulse shifts the content of register one bit position to right.

PIN DIAGRAM:

| CLRO | - 1 | I | 14 | VCC |
| :---: | :---: | :---: | :---: | :---: |
| D0 | -2 | C | 13 | CLR1 |
| CLKO | $-3$ | 7 | 12 | D1 |
| PRE0 | - 4 | 4 | 11 | CLK1 |
| so | - 5 | 7 | 10 | PRE1 |
| $\overline{\text { So }}$ | $-6$ | 4 | 9 | Q1 |
| GND | $-7$ |  | 8 | Q1 |

## LOGIC DIAGRAM:

## SERIAL IN SERIAL OUT:



TRUTH TABLE:

| CLK | Serial in | Serial out |
| :---: | :---: | :---: |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{2}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{3}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{4}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{5}$ | $\mathbf{X}$ | $\mathbf{0}$ |
| $\mathbf{6}$ | $\mathbf{X}$ | $\mathbf{0}$ |
| $\mathbf{7}$ | $\mathbf{X}$ | $\mathbf{1}$ |

LOGIC DIAGRAM:

## PARALLEL IN PARALLEL OUT:



## TRUTH TABLE:

| $\mathbf{C L K}$ | DATA INPUT $^{4}$ |  |  |  | OUTPUT $^{\prime}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{D}_{\mathbf{A}}$ | $\mathbf{D}_{\mathbf{B}}$ | $\mathbf{D}_{\mathbf{C}}$ | $\mathbf{D}_{\mathbf{D}}$ | $\mathbf{Q}_{\mathbf{A}}$ | $\mathbf{Q}_{\mathbf{B}}$ | $\mathbf{Q}_{\mathbf{C}}$ | $\mathbf{Q}_{\mathbf{D}}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |

## PROCEDURE:

(i) Connections are given as per circuit diagram.
(ii) Logical inputs are given as per circuit diagram.
(iii) Observe the output and verify the truth table.

## RESULT:

Thus the SISO and PIPO shift registers were designed and implemented .

Mark spilt up:

| Preparation <br> $(25)$ | Execution <br> $(20)$ | Lab <br> Performance(10) | Viva <br> $\mathbf{( 2 0 )}$ | Total <br> (75) |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |

# EXPT. NO. : 9 CONSTRUCTION AND VERIFICATION OF 4 BIT RIPPLE COUNTER DATE : 

## AIM:

To design and verify 4 bit ripple counter.

## APPARATUS REQUIRED:

| Sl.No. | COMPONENT | SPECIFICATION | QTY. |
| :---: | :--- | :---: | :---: |
| 1. | JK FLIP FLOP | IC 7476 | 2 |
| 2. | NAND GATE | IC 7400 | 1 |
| 3. | IC TRAINER KIT | - | 1 |
| 4. | PATCH CORDS | - | 30 |

## THEORY:

A counter is a register capable of counting number of clock pulse arriving at its clock input. Counter represents the number of clock pulses arrived. A specified sequence of states appears as counter output. This is the main difference between a register and a counter. There are two types of counter, synchronous and asynchronous. In synchronous common clock is given to all flip flop and in asynchronous first flip flop is clocked by external pulse and then each successive flip flop is clocked by Q or Q output of previous stage. A soon the clock of second stage is triggered by output of first stage. Because of inherent propagation delay time all flip flops are not activated at same time which results in asynchronous operation.

PIN DIAGRAM FOR IC 7476:

| CLK1 | -1 |  | 16 |  |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { PRE1 }}$ | -2 | 1 | 15 |  |
| $\overline{\text { CLR1 }}$ | -3 | C | 14 |  |
| $J 1$ | -4 | 7 | 13 |  |
| VCC | - 5 | 4 | 12 |  |
| CLK2 | - 6 | 7 | 11 |  |
| PRE2 | -7 | 6 | 10 |  |
| CLR2 | -8 |  | 9 |  |

## LOGIC DIAGRAM FOR 4 BIT RIPPLE

COUNTER:


## TRUTH TABLE:

| $\mathbf{C L K}$ | $\mathbf{Q A}$ | $\mathbf{Q B}$ | $\mathbf{Q C}$ | $\mathbf{Q D}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{2}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{3}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{4}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{5}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{6}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| 7 | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{8}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{9}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1 0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1 1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1 2}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{1 3}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{1 4}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| $\mathbf{1 5}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ |

## PROCEDURE:

(i) Connections are given as per circuit diagram.
(ii) Logical inputs are given as per circuit diagram.
(iii) Observe the output and verify the truth table.

## RESULT:

Thus a 4 bit ripple counter was designed and verified.

## Mark spilt up:

| Preparation <br> (25) | Execution <br> (20) | Lab <br> Performance(10) | Viva <br> (20) | Total <br> (75) |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |

## MICROPROCESSOR

# EXPT. NO. : 10 <br> DATE : 

## AIM:

To write an assembly language program to perform 8 bit addition and subtraction using 8085 trainer kit.

## ALGORITHM:

## (i) 8 Bit Addition

1. Initialize memory pointer to data location.
2. Get the first number from memory in accumulator.
3. Get the second number and add it to the accumulator.
4. Store the answer at another memory location.

## (ii) 8 Bit Subtraction

1. Initialize memory pointer to data location.
2. Get the first number from memory in accumulator.
3. Get the second number and subtract from the accumulator.
4. If the result yields a borrow, the content of the acc. is complemented and 01 H is added to it ( 2 's complement). A register is cleared and the content of that reg. is incremented in case there is a borrow. If there is no borrow the content of the acc. is directly taken as the result.
5. Store the answer at next memory location.

## PROGRAM:

## (i) 8 Bit Addition

| ADDRESS | OPCODE | LABEL | MNEMONICS | OPERAND | COMMENT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 |  | START | MVI | C, 00 | Clear C reg. |
| 4101 |  |  |  |  |  |
| 4102 |  |  | LXI | H, 4500 | Initialize HL reg. to 4500 |
| 4103 |  |  |  |  |  |
| 4104 |  |  |  |  |  |
| 4105 |  |  | MOV | A, M | Transfer first data to accumulator |
| 4106 |  |  | INX | H | Increment HL reg. to point next memory Location. |
| 4107 |  |  | ADD | M | Add first number to acc. Content. |
| 4108 |  |  | JNC | L1 | Jump to location if result does not yield carry. |
| 4109 |  |  |  |  |  |
| 410A |  |  |  |  |  |
| 410B |  |  | INR | C | Increment C reg. |
| 410C |  | L1 | INX | H | Increment HL reg. to point next memory Location. |
| 410D |  |  | MOV | M, A | Transfer the result from acc. to memory. |
| 410E |  |  | INX | H | Increment HL reg. to point next memory Location. |
| 410F |  |  | MOV | M, C | Move carry to memory |
| 4110 |  |  | HLT |  | Stop the program |

## OBSERVATION:

| INPUT |  | OUTPUT |  |
| :--- | :--- | :--- | :--- |
| 4500 |  | 4502 |  |
| 4501 |  | 4503 |  |

## (ii) 8 Bit Subtraction

| ADDRESS | OPCODE | LABEL | MNEMONICS | OPERAND | COMMENT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 |  | START | MVI | C, 00 | Clear C reg. |
| 4102 |  |  |  |  |  |
| 4102 |  |  | LXI | H, 4500 | Initialize HL reg. to 4500 |
| 4103 |  |  |  |  |  |
| 4104 |  |  |  |  |  |
| 4105 |  |  | MOV | A, M | Transfer first data to accumulator |
| 4106 |  |  | INX | H | Increment HL reg. to point next mem. Location. |
| 4107 |  |  | SUB | M | Subtract first number from acc. Content. |
| 4108 |  |  | JNC | L1 | Jump to location if result does not yield borrow. |
| 4109 |  |  |  |  |  |
| 410A |  |  |  |  |  |
| 410B |  |  | INR | C | Increment C reg. |
| 410C |  |  | CMA |  | Complement the Acc. content |
| 410D |  |  | ADI | 01H | Add 01 H to content of acc. |
| 410E |  |  |  |  |  |
| 410F |  | L1 | INX | H | Increment HL reg. to point next mem. Location. |
| 4110 |  |  | MOV | M, A | Transfer the result from acc. to memory. |
| 4111 |  |  | INX | H | Increment HL reg. to point next mem. Location. |
| 4112 |  |  | MOV | M, C | Move carry to mem. |
| 4113 |  |  | HLT |  | Stop the program |

## OBSERVATION:

| INPUT |  | OUTPUT |  |
| :--- | :--- | :--- | :--- |
| 4500 |  | 4502 |  |
| 4501 |  | 4503 |  |

## RESULT:

Thus an assembly language program to perform 8 bit addition and subtraction using 8085 trainer kit was written and executed.

## Mark spilt up:

| Preparation <br> $(25)$ | Execution <br> $(20)$ | Lab <br> Performance(10) | Viva <br> (20) | Total <br> (75) |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |

## EXPT. NO.:11 16 BIT ADDITION AND SUBTRACTION DATE :

AIM:
To write an assembly language program for the addition and subtraction of two 16-bit numbers, using 8085.

## ALGORITHM:

(i) 16 BIT ADDITION

1. Start the program.
2. Clear the B-register.
3. Load the Datal to HL register pair.
4. Exchange the content of HL to the DE register pair.
5. Load the Data2 to HL pair register.
6. Add the content of HL and DE pair.
7. If no overflow in addition (no carry), go to step 9.
8. Increment the content of B-register.
9. Store the content of HL pair to the address 5504 H .
10. Store the content of B-register to the address 5506 H .
11. Stop the program.
(ii) 16 BIT SUBTRACTION
12. Start the program.
13. Load the Data2 to HL register pair.
14. Exchange the content of HL to the DE register pair.
15. Load the Data1 to HL register pair.
16. Move the content of L register to Accumulator.
17. Subtract the content of E register from the Accumulator.
18. Store the result in accumulator to the memory location, 5100 H .
19. Move the content of H register to Accumulator.
20. Subtract the content of D register from the Accumulator, along with borrow.
21. Store the result in Accumulator to the memory location, 5101 H .
22. Stop the program.

## PROGRAM:

## (i) 16 BIT ADDITION

| Address |  <br> Operand | Label | Mnemonics | Comments |
| :--- | :--- | :--- | :--- | :--- |
| 4500 | 06,00 |  | MVI B,00 | Clear B register |
| 4502 | 2 A, 00,55 |  | LHLD 5500 | Load Data1 to HL register |
| 4505 | EB |  | XCHG | Shift the data in HL <br> to DE register |
| 4506 | $2 A, 02,55$ |  | LHLD 5502 | Load the Data2 to HL pair |
| 4509 | 19 | DAD D | Add the content of the HL <br> and DE pair |  |
| 450 A | D2,0E,45 |  | JNC LOOP | Jump on no carry to an <br> address |
| $450 D$ | 04 | INR B | Increment the B register |  |
| $450 E$ | $22,04,55$ | LOOP | SHLD 5504 | Store the result |
| 4511 | 78 |  | MOV A,B | Move carry to B register. |
| 4512 | $32,06,55$ |  | STA 5506 | Store the carry. |
| 4515 | 76 |  | HLT | Stop the program. |

## (ii) 16 BIT SUBTRACTION

| Address |  <br> Operand | Label | Mnemonics | Comments |
| :--- | :--- | :--- | :--- | :--- |
| 4500 | 2 A, 00,55 |  | LHLD 5500 | Load the Data2 to HL <br> register. |
| 4503 | EB |  | XCHG | Transfer the content <br> of HL to DE register pair. |
| 4504 | 2 A, 02,55 |  | LHLD 5002 | Load the Data2 <br> to HL pair register. |
| 4507 | 7 D |  | MOV A,L | Move the content of L <br> register to accumulator |
| 4508 | 93 | SUB E | Subtract E register and <br> accumulator |  |
| 4509 | $32,00,51$ |  | STA 5100 | Store the result |
| 450 C | 7 C |  | MOV A,H | Move H register to <br> accumulator |
| 450 S | 9 A |  | SBB D | Subtract D register and <br> accumulator |
| 450 E | $32,01,51$ |  | STA 5101 | Store the result. |
| 4511 | 76 | HLT | Stop the program. |  |

## OBSERVATION:

## (i) 16 BIT ADDITION

Result of 16-bit Addition without carry:

| INPUT |  | OUTPUT |  |
| :---: | :---: | :---: | :---: |
| Address | Data | Address | Data |
| 5500,01 | 7167 H | 5504,05 <br> (Result) | F7ECH |
| 5502,03 | 8685 H | 5506 <br> (Carry) | 00 H |

Result of 16-bit Addition with carry:

| INPUT |  | OUTPUT |  |
| :---: | :---: | :---: | :---: |
| Address | Data | Address | Data |
| 5500,01 | FF03H | 5504,05 <br> (Result) | 06 FEH |
| 5502,03 | EF03H | 5506 <br> (Carry) | 01 H |

(ii) 16 BIT SUBTRACTION

## Result of 16-bit Subtraction:

| INPUT |  | OUTPUT |  |
| :---: | :---: | :---: | :---: |
| Address | Data | Address | Data |
| 5500,01 <br> (Data2) | 6677 H | 5100 <br> (Result) | 1111 H |
| 5502,03 <br> (Data1) | 7788 H | - | - |

## RESULT:

Thus an assembly language program for the addition and subtraction of two 16-bit numbers, using 8085 was written and executed.
Mark spilt up:

| Preparation <br> $(25)$ | Execution <br> $(20)$ | Lab <br> Performance(10) | Viva <br> $\mathbf{( 2 0 )}$ | Total <br> (75) |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |

## EXPT. NO.: 12 MULTIPLICATION AND DIVISION <br> DATE :

## AIM:

To write an ALP to perform the following operations using 8085
a) 8 bit multiplication a nd
b) 8 bit division

## a) $\mathbf{8}$ bit multiplication

## ALGORITHM:

1. Get the multiplier and multiplicand from the memory
2. Initialize register pair $=0000$
3. Perform double addition as register pair $=$ register pair + multiplicand
4. Decrement multiplier as multiplier $=$ multiplier-1
5. Is multiplier=0, if yes go to step 6 otherwise go to step 3
6. Store the contents of the register pair in the memory location
7. Stop.

## PROGRAM:

| LABEL | ADDRESS | MNEMONICS | OPCODE |  |  | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 4100 | LDA 4502 | 3A | 02 | 45 | Load multiplier and get the multiplier to B |
|  | 4103 | MOV B, A | 47 |  |  |  |
|  | 4104 | LXI D, 0000 H | 11 | 00 | 00 | Load multiplicand in DE |
|  | 4107 | LHLD 4500 | 2A | 00 | 45 |  |
|  | 410A | XCHG | EB |  |  |  |
| L1: | 410B | DAD D | 19 |  |  | If not zero loop again. Else store the result |
|  | 410 C | DCR B | 05 |  |  |  |
|  | 410D | JNZ L1 | C2 | 0B | 41 |  |
|  | 4110 | SHLD 5000 | 22 | 00 | 50 |  |
|  | 4113 | HLT | 76 |  |  |  |

BEFORE EXECUTION

| ADDRESS | DATA |
| :---: | :---: |
| 4500 |  |
| 4501 |  |
| 4502 |  |
| 4503 |  |

AFTER EXECUTION

| ADDRESS | DATA |
| :---: | :---: |
| $\mathbf{4 5 0 0}$ |  |
| $\mathbf{4 5 0 1}$ |  |
| $\mathbf{4 5 0 2}$ |  |
| $\mathbf{4 5 0 3}$ |  |
| $\mathbf{5 0 0 0}$ |  |
| $\mathbf{5 0 0 2}$ |  |

## (b) 8 bit division

## ALGORITHM:

1. Load the divisor to register $B$ and dividend to A reg
2. Initialize quotient $=0$
3. Its dividend<divisor, if yes go to step 7 otherwise go to step 4
4. Dividend $=$ dividend - divisor
5. Quotient $=$ quotient +1
6. Is dividend $<$ divisor, if yes go to step 7 otherwise go to step 4
7. Store the quotient and reminder(=dividend now)
8. Stop.

## PROGRAM:

| LABEL | ADDRESS | MNEMONICS | OPCODE |  | COMMENTS |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 4100 | LDA 4500 | 3 A | 00 | 15 | Load the content in A register |
|  | 4103 | MOV B, A | 47 |  |  | Move the A register to B <br> register |
|  | 4104 | LDA 4502 | 3 A | 02 | 45 | Load the A register |
|  | 4107 | MVI C, 00 | 0 E | 00 |  | 00 is loaded immediately in C <br> register |
| L2 | 4109 | CMP B | B8 |  |  | Compare the two register <br> content |
|  | 410 A | JC L1 | DA | 12 | 41 | Jump on carry to location L1 |
|  | 410 D | SUB B | 90 |  |  | Subtract the B register content |
|  | 410 E | INR C | 0 C |  |  | Increment the C register |
|  | 410 F | JMP L2 | C3 | 09 | 41 | Jump to location L2 |
| L1 | 4112 | STA 5000 | 32 | 00 | 50 | Store the result |
|  | 4115 | MOV A, C | 79 |  |  | Move the content to A register |
|  | 4116 | STA 5002 | 32 | 02 | 50 | Store the content in 5002 |
|  | 4119 | HLT | 76 |  |  | Stop |
|  |  |  |  |  |  |  |

BEFORE EXECUTION

| ADDRESS | DATA |
| :---: | :---: |
| 4500 |  |
| 4502 |  |


| ADDRESS | DATA |
| :---: | :---: |
| $\mathbf{4 5 0 0}$ |  |
| $\mathbf{4 5 0 2}$ |  |
| $\mathbf{5 0 0 0}$ |  |
| $\mathbf{5 0 0 2}$ |  |

## RESULT:

Thus an ALP to perform the 8 bit multiplication and division using 8085 was written and executed

Mark spilt up:

| Preparation <br> (25) | Execution <br> (20) | Lab <br> Performance(10) | Viva <br> (20) | Total <br> (75) |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |

## EXPT. NO. : 13 <br> LARGEST AND SMALLEST NUMBERS

DATE :
AIM:
To write an ALP to find the largest and the smallest number in an array of data using 8085 instruction set.

## (a) LARGEST NUMBER

## ALGORITHM:

1. Load the count for the size of the array.
2. Get the first value
3. Get the next value from the memory.
4. Compare those two values
5. Check for carry
6. If there is no carry decrement the count and check whether zero is occurred, if it is zero store the largest number if not proceed from step 3.
7. If there is carry shift the content from the memory to the accumulator and proceed from step 6.
8. End of program.

PROGRAM:

| LABEL | ADDRESS | MNEMONICS | OPCODE |  |  | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 4100 | LDA 4150 | 3A | 50 | 41 | Load the A reg |
|  | 4103 | MOV C,A | 46 |  |  | Move the data form A reg to C reg |
|  | 4104 | DCR C | 0D |  |  | Decrement the C reg |
|  | 4105 | LXI H,4151 | 21 | 41 | 51 | Load the HL pair with 4151 |
|  | 4108 | MOV A,M | 7E |  |  | Move the content from the Memory to the A reg |
| L2 | 4109 | INX H | 23 |  |  | Increment the HL reg pair |
|  | 410A | CMP M | BE |  |  | Compare the Memory content with the A reg |
|  | 410B | JNC L1 | D2 | 0F | 41 | Jump on no carry to L1 |
|  | 410 C | MOV A,M | 7E |  |  | Move the content from M to A |
| L1 | 410D | DCR C | 0D |  |  | Decrement the C reg content |
|  | 4110 | JNZ L2 | C2 | 09 | 41 | Jump on no zero to L2 |
|  | 4113 | STA 5000 | 32 | 00 | 50 | Store the A reg content to 5000 |
|  | 4116 | HLT | 76 |  |  | Stop |

## BEFORE EXECUTION

| ADDRESS | DATA |
| :---: | :---: |
| 4200 | 04 (COUNT) |
| 4201 | 02 |
| 4202 | 03 |
| 4203 | 04 |
| 4204 | 05 |

## AFTER EXECUTION

| ADDRESS | DATA |
| :---: | :---: |
| 5058 | 05 |

## (b) SMALLEST NUMBER

ALGORITHM:

1. Load the count for the size of the array.
2. Get the first value
3. Get the next value from the memory.
4. Compare those two values
5. Check for carry
6. If there is carry decrement the count and check whether zero is occurred, if it is zero store the largest number if not proceed from step 3.
7. If there is no carry shift the content from the memory to the accumulator and proceed from step 6.
8. End of program.

PROGRAM:

| LABEL | ADDRESS | MNEMONICS | OPCODE |  | COMMENTS |  |
| :---: | :---: | :--- | :--- | :--- | :--- | :--- |
|  | 4100 | LDA 4150 | 3 A | 50 | 41 | Load the A reg |
|  | 4103 | MOV C,A | 46 |  |  | Move the data form A reg <br> to C reg |
|  | 4104 | DCR C | 0 D |  |  | Decrement the C reg |
|  | 4105 | LXI H,4151 | 21 | 41 | 51 | Load the HL pair with <br> 4151 |
| L2 | 4108 | MOV A,M | 7 E |  |  | Move the content from the <br> Memory to the A reg |
|  | 410 A | CMP M | 23 |  |  | Increment the HL reg pair |
|  | 410 B | JC L1 | BE |  |  | Compare the Memory <br> content with the A reg |
| L1 | 410 C | MOV A,M | D2 | 0 F | 41 | Jump on carry to L1 |$|$| Move the content from M |
| :--- |
| to A |

## BEFORE EXECUTION

| ADDRESS | DATA |
| :---: | :---: |
| 4200 | 04 (COUNT) |
| 4201 | 02 |
| 4202 | 03 |
| 4203 | 04 |
| 4204 | 05 |

AFTER EXECUTION

| ADDRESS | DATA |
| :---: | :---: |
| 5000 | 02 |

## RESULT:

Thus an assembly language program was written and executed to find the largest and smallest number in an array
Mark spilt up:

| Preparation <br> (25) | Execution <br> (20) | Lab <br> Performance(10) | Viva <br> (20) | Total <br> (75) |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |

## RESULT:

EXPT. NO. : 14

## BLOCK TRANSFER

DATE :

AIM:
Write a program to transfer block of bytes from location 4040 to 4050 . Block length is stored at 403F.

## LOGIC:

Block length is copied from location 403 F and is used as counter. Data from memory location 4040 is copied to accumulator and from accumulator to 4050.After data is copied pointers for source and destination block is incremented by one and counter is decremented. Procedure is repeated till counter is not zero.

## ALGORITHM:

1. Start
2. Copy length of block
3. Initialize memory pointer of source block
4. Initialize memory pointer of destination block
5. Copy content of memory location from source block to accumulator
6. Copy content of memory location from accumulator to destination block
7. Increment both pointers
8. Decrement counter
9. If counter is not zero go to step 5
10. Stop

## PROGRAM:

| Memory Address | $\begin{gathered} \mathrm{OP} \\ \mathrm{CODE} \end{gathered}$ | Label | Mnemonic | Comment |
| :---: | :---: | :---: | :---: | :---: |
| 4000 | 21 |  | LXIH,403F | Point where length |
| 4001 | 3 F |  |  | Is stored |
| 4002 | 20 |  |  |  |
| 4003 | 4E |  | MOV C, M | Copy length |
| 4004 | 23 |  | INXH |  |
| 4.005 | 11 |  | LXI D, 4050 | Initialize destination |
| 4006 | 50 |  |  | pointer |
| 4007 | 20 |  |  |  |
| 4008 | 7E | BACK: | MOV A,M |  |
| 4009 | 12 |  | STAX D |  |
| 400A | 23 |  | INXH | Increment source pointer |
| 400B | 13 |  | INX D | Increment destination pointer |
| 4.00 C | 0D |  | DCR C |  |
| 400D | C2 |  | JNZ BACK |  |
| 400E | 08 |  |  | not? |
| 400F | 20 |  |  |  |
| 4010 | EF |  | RST 5 |  |

## OBSERVATION:

| Memory <br> Address | Data |
| :---: | :---: |
| 4040 | 11 |
| 4041 | 22 |
| 4042 | 55 |
| 4.043 | 78 |
| 4044 | 63 |
| 4045 | 48 |
| 4.046 | 54 |
| 4.047 | 87 |
| 4048 | 23 |
| 4049 | 65 |


| Memory <br> Address | Data |
| :---: | :---: |
| 4050 | 11 |
| 4.051 | 22 |
| 4052 | 55 |
| 4.053 | 78 |
| 4054 | 63 |
| 4.055 | 48 |
| 4056 | 54 |
| 4057 | 87 |
| 4058 | 23 |
| 4059 | 65 |

## RESULT:

Thus and ALP was written to transfer block of bytes from location 4040 to 4050
Mark spilt up:

| Preparation <br> $(25)$ | Execution <br> $(20)$ | Lab <br> Performance(10) | Viva <br> $(20)$ | Total <br> $(75)$ |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |

EXPT. NO. :15

## SORTING PROGRAM

(ASCENDING AND DESCENDING ORDER)
DATE :

## AIM:

To write an assembly language program for arrange an array of 8 -bit numbers in ascending and descending order, using 8085.

## ALGORITHM:

ASCENDING ORDER:
ALGORITHM:

1. Load the count value from memory to A reg. and save it in B register.
2. Decrement B register ( B is a count for $\mathrm{N}-1$ repetitions)
3. Set HL pair as data array address pointer.
4. Set C - register as counter for $\mathrm{N}-1$ comparisons
5. Load a data of the array in accumulator using the data address pointer
6. Increment the HL register pair content
7. Compare the data pointed by the HL register pair with accumulator
8. If carry flag is set (if the content of the accumulator is small than the memory content) then go to step 10 otherwise go to the next step.
9. Exchange the content of memory pointed by HL and the accumulator.
10. Decrement the C register. If zero flag is reset go to step 6 otherwise go to the next step.
11. Decrement the B register. If zero flag is reset go to step 3 otherwise go to the next step.
12. Stop

PROGRAM:

| LABEL | ADDRESS | MNEMONICS | OPCODE |  |  | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 4100 | LDA 4200 | 3A | 00 | 42 | Load the count value in the A register |
|  | 4103 | MOV B, A | 47 |  |  | Set count for $\mathrm{N}-1$ repetitions |
|  | 4104 | DCR B | 05 |  |  | N -1 comparisons |
| LOOP2: | 4105 | LXI H, 4200 | 21 | 00 | 42 | Load the HL register pair with 4500 |
|  | 4108 | MOV C, M | 4E |  |  | Move the content from memory to C register |
|  | 4109 | DCR C | 0D |  |  | Decrement the C register |
|  | 410A | INX H | 23 |  |  | Increment the Hl register pair |
| LOOP1: | 410B | MOV A, M | 7E |  |  | Move the memory content to A register |
|  | 410C | INX H | 23 |  |  | Increment the HL register Pair |
|  | 410D | CMP M | BE |  |  | Compare the memory content with the accumulator |
|  | 410E | JC LOOP | DA | 16 | 41 | Jump on carry to loop |
|  | 4111 | MOV D,M | 56 |  |  | Move the content from memory to D register |
|  | 4112 | MOV M,A | 77 |  |  | Move the A reg content to memory |
|  | 4113 | DCX H | 2B |  |  | Decrement the HL register |
|  | 4114 | MOV M,D | 72 |  |  | Move the D register content to memory |
|  | 4115 | INX H | 23 |  |  | Increment the HL register pair |
| LOOP: | 4116 | DCR C | 0D |  |  | Decrement the C register |
|  | 4117 | JNZ LOOP1 | C2 | 0B | 41 | Jump on no zero to loopl |
|  | 411A | DCR B | 05 |  |  | Decrement the B register |
|  | 411B | JNZ LOOP2 | C2 | 05 | 41 | Jump on no zero to loop2 |
|  | 411 E | HLT | 76 |  |  | Stop |

## BEFORE EXECUTION

| ADDRESS | DATA |
| :---: | :---: |
| 4200 | 04 (COUNT) |
| 4201 | 05 |
| 4202 | 04 |
| 4203 | 03 |
| 4204 | 02 |

## AFTER EXECUTION

| ADDRESS | DATA |
| :---: | :---: |
| 4200 | 04 (COUNT) |
| 4201 | 02 |
| 4202 | 03 |
| 4203 | 04 |
| 4204 | 05 |

## DESCENDING ORDER:

## ALGORITHM:

1. Load the count value from memory to A reg. and save it in B register.
2. Decrement B register ( B is a count for $\mathrm{N}-1$ repetitions)
3. Set HL pair as data array address pointer.
4. Set C - register as counter for $\mathrm{N}-1$ comparisons
5. Load a data of the array in accumulator using the data address pointer
6. Increment the HL register pair content
7. Compare the data pointed by the HL register pair with accumulator
8. If carry flag is reset (if the content of the accumulator is small than the memory content) then go to step 10 otherwise go to the next step.
9. Exchange the content of memory pointed by HL and the accumulator.
10. Decrement the C register. If zero flag is reset go to step 6 otherwise go to the next step.
11. Decrement the B register. If zero flag is reset go to step 3 otherwise go to the next step.
12. Stop

## PROGRAM:

| LABEL | ADDRESS | MNEMONICS | OPCODE |  |  | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 4100 | LDA 4200 | 3A | 00 | 42 | Load the count value in the A register |
|  | 4103 | MOV B, A | 47 |  |  | Set count for $\mathrm{N}-1$ repetitions |
|  | 4104 | DCR B | 05 |  |  | $\mathrm{N}-1$ comparisons |
| LOOP2: | 4105 | LXI H, 4200 | 21 | 00 | 42 | Load the HL register pair with 4500 |
|  | 4108 | MOV C,M | 4E |  |  | Move the content from memory to C register |
|  | 4109 | DCR C | 0D |  |  | Decrement the C register |
|  | 410A | INX H | 23 |  |  | Increment the Hl register pair |
| LOOP1: | 410B | MOV A, M | 7E |  |  | Move the memory content to A register |
|  | 410C | INX H | 23 |  |  | Increment the HL register Pair |
|  | 410D | CMP M | BE |  |  | Compare the memory content with the accumulator |
|  | 410E | JNC LOOP | DA | 16 | 41 | Jump on no carry to loop |
|  | 4111 | MOV D,M | 56 |  |  | Move the content from memory to D register |
|  | 4112 | MOV M,A | 77 |  |  | Move the A reg content to memory |
|  | 4113 | DCX H | 2B |  |  | Decrement the HL register |
|  | 4114 | MOV M,D | 72 |  |  | Move the D register content |


|  |  |  |  |  |  | to memory |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 4115 | INX H | 23 |  |  | Increment the HL register <br> pair |
| LOOP: | 4116 | DCR C | 0D |  |  | Decrement the C register |
|  | 4117 | JNZ LOOP1 | C2 | 0 B | 41 | Jump on no zero to loop1 |
|  | 411 A | DCR B | 05 |  |  | Decrement the B register |
|  | 411 B | JNZ LOOP2 | C2 | 05 | 41 | Jump on no zero to loop2 |
|  | 411 E | HLT | 76 |  |  | Stop |

## BEFORE EXECUTION

| ADDRESS | DATA |
| :---: | :---: |
| 4200 | 04 (COUNT) |
| 4201 | 02 |
| 4202 | 03 |
| 4203 | 04 |
| 4204 | 05 |

AFTER EXECUTION

| ADDRESS | DATA |
| :---: | :---: |
| 4200 | 04 (COUNT) |
| 4201 | 05 |
| 4202 | 04 |
| 4203 | 03 |
| 4204 | 02 |

## RESULT:

Thus an assembly language program was written and executed to sort the set of numbers in ascending and descending order.

## Mark spilt up:

| Preparation <br> (25) | Execution <br> $(20)$ | Lab <br> Performance(10) | Viva <br> $\mathbf{( 2 0 )}$ | Total <br> (75) |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |

## EXPT. NO.: 16 INTERFACING AND PROGRAMMING OF STEPPER MOTOR (8085)

## DATE :

## AIM:

To write a program to interface and program a stepper motor with 8085 .

## THEORY:

## Stepper Motor:

A DC motor, in which the rotor makes only discrete angular movements in steps, is called a Stepper Motor. The Stepper motor controlled by a microprocessor has variety of applications in control system area and in process automations like, machine tools, robotics, CNC lathes, etc.

## Construction of stepper motor:

There are four windings in the Stator, named as A1, B1, A2, B2 and the Rotor has three permanent magnets in it. The arrangement of stator and rotor can be seen in figure 12.1. The movement occurs in the rotor in a stepwise manner, from one equilibrium to the next.

$$
\text { Step size }=\frac{360^{\circ}}{\mathrm{Nr} \times \mathrm{Ns}}
$$

Where, ' Nr ' is no. of pairs of poles in rotor and ' Ns ' is the no. of poles in stator. Note: With $N s=4$ and $N r=3$; Step size in the stepper motor will be $30^{\circ}$.

To make stepwise movement in the rotor of stepper motor, the coil windings in the stator have to be energized appropriately.
The three different schemes for step movements in rotor of a stepper motor are,
a) Wave scheme
b) 2-phase scheme
c) Half or Mixed scheme

## A. Wave Scheme:

In this scheme, the coil windings (A1, B2, A2, B1) of the stator of stepper motor are cyclically excited with a DC current, to make clockwise movement in steps and in reverse order for anticlockwise movements.

| Anti Clockwise |  |  |  |  | Clockwise |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Step | A1 | A2 | B1 | B2 | Step | A1 | A2 | B1 | B2 |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 2 | 0 | 0 | 0 | 1 | 2 | 0 | 1 | 0 | 0 |
| 3 | 0 | 1 | 0 | 0 | 3 | 0 | 0 | 0 | 1 |
| 4 | 0 | 0 | 1 | 0 | 4 | 1 | 0 | 0 | 0 |

## B. 2-Phase Scheme:

In this scheme, the two adjacent coil windings (A1-B2, B2-A2, A2-B1, B1-A1) of the stator of stepper motor are cyclically excited with a DC current, to make clockwise movement in steps and in reverse order for anti-clockwise movements.

| Anti Clockwise |  |  |  |  | Clockwise |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Step | A1 | A2 | B1 | B2 | Step | A1 | A2 | B1 | B2 |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 |
| 2 | 0 | 1 | 0 | 1 | 2 | 0 | 1 | 1 | 0 |
| 3 | 0 | 1 | 1 | 0 | 3 | 0 | 1 | 0 | 1 |
| 4 | 1 | 0 | 1 | 0 | 4 | 1 | 0 | 0 | 1 |

## C. Half Scheme:

In this scheme, we obtain the movement of rotor in half of the original step size, by interleaving these two schemes.
Note: ' 1 ' in the table indicates the supply of DC current to the stator coil winding.
Format of Data storage (in Lookup table) for DC current to the stator coil windings, are as follows.

| D7 | D6 | D5 | D4 | D3 | D2 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | A1 | A2 | B1 | B2 |

Example:
Data for step-1 in the 2-phase scheme (clockwise rotation) is ' 09 '

## ALGORITHM:

1. Start the program.
2. Load the data (no. of steps) into B register
3. Load the address of the LOOKUP table memory to HL pair.
4. Load the data (containing current info in step-1) to Acc.
5. Send the data to Stepper motor interface.
6. Call a Delay routine.
7. Increment pointer to LOOKUP table (Address in HL pair).
8. Check whether all data have been taken from LOOKUP table
9. If not, Jump to step 4. Otherwise, Jump to step 2.

## 10. Stop the program.

## DIAGRAM:


movement of rotor for current in different windings


Bock diagram for stepper motor interface with 8085 kit
PROGRAM:

| Address | Opcode \& Operand | Label | Mnemonics | Comments |
| :---: | :---: | :---: | :---: | :---: |
| 4100 | 21, 50, 41 | START: | LXI H, 4150 | Load Lookup table addr to HL |
| 4103 | 06, 04 |  | MVI B, 04H | Move no. of steps data to $B$ |
| 4105 | 7E | REPEAT: | MOV A, M | Move data-I from Memory to Acc and send it out |
| 4106 | D3, C0 |  | OUT COH |  |
| 4108 | 11, 03, 03 |  | LXI D, 0303H | Delay Program |
| 410B | 00 | DELAY: | NOP |  |
| 410 C | 1B |  | DCX D |  |
| 410D | 7B |  | MOV A, E |  |
| 410 E | B2 |  | ORA D |  |
| 410 F | C2, 0B, 41 |  | JNZ DELAY |  |
| 4112 | 23 |  | INX H | Increment Data pointer |
| 4113 | 05 |  | DCR B | Check whether all 4 steps in Lookup table is taken. If not, Jump to Repeat. |
| 4114 | C2, 05, 41 |  | JNZ REPEAT |  |
| 4117 | C3, 00, 41 |  | JMP START | If Yes, Jump to Start. |
| LOOKUP Table |  |  |  |  |
| 4150 | 09, 05, 06, 0A |  | - |  |

## OUTPUT:

Execute the program and observe the movement of stepper motor.

Note:

1. To reverse the direction of rotation in stepper motor, Change the order of stored data in LOOKUP table in reverse order.
2. To vary the speed of rotation, change the delay time in the program.

## RESULT:

Thus a program to interface and program a stepper motor with 8085 was written and executed.

## Mark spilt up:

| Preparation <br> (25) | Execution <br> (20) | Lab <br> Performance(10) | Viva <br> (20) | Total <br> (75) |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |

